

X20DS4389

Data sheet
2.20 (September 2025)



Publishing information

B&R Industrial Automation GmbH

B&R Strasse 1

5142 Eggelsberg

Austria

Telephone: +43 7748 6586-0

Fax: +43 7748 6586-26

office@br-automation.com

Disclaimer

All information in this document is current as of its creation. The contents of this document are subject to change without notice. B&R Industrial Automation GmbH assumes unlimited liability in particular for technical or editorial errors in this document only (i) in the event of gross negligence or (ii) for culpably inflicted personal injury. Beyond that, liability is excluded to the extent permitted by law. Liability in cases in which the law stipulates mandatory unlimited liability (such as product liability) remains unaffected. Liability for indirect damage, consequential damage, business interruption, loss of profit or loss of information and data is excluded, in particular for damage that is directly or indirectly attributable to the delivery, performance and use of this material.

B&R Industrial Automation GmbH notes that the software and hardware designations and brand names of the respective companies used in this document are subject to general trademark, brand or patent protection.

Hardware and software from third-party suppliers referenced in this document is subject exclusively to the respective terms of use of these third-party providers. B&R Industrial Automation GmbH assumes no liability in this regard. Any recommendations made by B&R Industrial Automation GmbH are not contractual content, but merely non-binding information for which no liability is assumed. When using hardware and software from third-party suppliers, the relevant user documentation of these third-party suppliers must additionally be consulted and, in particular, the safety guidelines and technical specifications contained therein must be observed. The compatibility of the products from B&R Industrial Automation GmbH described in this document with hardware and software from third-party suppliers is not contractual content unless this has been separately agreed in individual cases; in this respect, warranty for such compatibility is excluded in any case, and it is the sole responsibility of the customer to verify this compatibility in advance.

1268261029147-2.20

1 General information

1.1 Other applicable documents

For additional and supplementary information, see the following documents.

Other applicable documents

Document name	Title
MAX20	X20 System user's manual

1.2 Order data


Order number	Short description	Figure
	Digital signal processing and preparation	
X20DS4389	X20 digital signal module, 4 digital inputs, 24 VDC, 4 digital outputs, 24 VDC, 0.1 A, oversampling I/O functions, time-triggered I/O functions, NetTime function	
	Required accessories	
	Bus modules	
X20BM11	X20 bus module, 24 VDC keyed, internal I/O power supply connected through	
X20BM15	X20 bus module, with node number switch, 24 VDC keyed, internal I/O power supply connected through	
	Terminal blocks	
X20TB12	X20 terminal block, 12-pin, 24 VDC keyed	

Table 1: X20DS4389 - Order data

1.3 Module description

This module is a digital signal processor module that is used for detecting and evaluating input edges and for creating edges.

In oversampling mode, the module acquires very short input patterns whose low or high phases are shorter than the X2X Link cycle time. Similarly, output patterns (e.g. drum sequencers) can also be output with extremely short high/low times. Oversampling can take place with a scan rate of up to 25 µs.

If necessary, up to 4 events per edge detection unit can be stored in a buffer (history elements).

Other functions include pulse duration measuring and differential time measuring.

Functions:

- [Direct I/O](#)
- [Oversampled I/O](#)
- [Edge detection](#)
- [Edge generator](#)
- [Error handling](#)
- [NetTime timestamp](#)

Direct I/O

The module is equipped with 8 channels. "Direct I/O" makes it possible to use the physical I/Os like normal digital inputs and outputs.

Oversampled I/O

Identical to Direct I/O, only with the difference that the inputs or outputs can be read in or switched several times within one cycle. This allows higher frequency signals to be analyzed or output.

Edge counter

The module is equipped with edge counters to evaluate positive or negative edges.

Edge generator

The module is equipped with 4 edge generators that can be used to generate edges independently of the X2X cycle. The individual edges can be referenced to a timestamp or to other edges using an offset.

NetTime-Zeitstempel

An additional essential feature is the module's integrated timestamp function. This allows fast input edges such as registration marks to be detected independently of the system's X2X Link cycle time and provided with a precise input stamp. In the other direction, the module sets outputs at exactly specified times. This is done with a resolution up to 125 ns.

2 Technical description

2.1 Technical data

Order number	X20DS4389
Short description	
I/O module	4 digital input channels, 4 digital channels configurable as inputs or outputs, 4 edge detection units with timestamp function (each usable as pulse duration or differential time measurement, 4 history elements per unit), 4x microsecond-accurate edge generation (each up to 4 edges per unit), 4x oversampling (input and output signal)
General information	
B&R ID code	0xA93B
Status indicators	I/O function per channel, operating state, module status
Diagnostics	
Module run/error	Yes, using LED status indicator and software
Outputs	Yes, using LED status indicator and software (output state)
Power consumption	
Bus	0.01 W
Internal I/O	1.5 W
Additional power dissipation caused by actuators (resistive) [W]	-
Type of signal lines	Shielded lines must be used for all signal lines.
Certifications	
CE	Yes
UKCA	Yes
ATEX	Zone 2, II 3G Ex nA nC IIA T5 Gc IP20, Ta (see X20 user's manual) FTZÜ 09 ATEX 0083X
UL	cULus E115267 Industrial control equipment
HazLoc	cCSAus 244665 Process control equipment for hazardous locations Class I, Division 2, Groups ABCD, T5
DNV	Temperature: B (0 to 55°C) Humidity: B (up to 100%) Vibration: B (4 g) EMC: B (bridge and open deck)
CCS	Yes
LR	ENV1
KR	Yes
ABS	Yes
BV	EC33B Temperature: 5 - 55°C Vibration: 4 g EMC: Bridge and open deck
KC	Yes
Digital inputs	
Quantity	4 + 4, configuration as input or output using software
Nominal voltage	24 VDC
Input voltage	24 VDC -15% / +20%
Input current at 24 VDC	Approx. 1.3 mA
Input circuit	Sink
Input resistance	18.4 kΩ
Additional functions	4 edge detection units with timestamp function, 4x input oversampling
Input frequency	40 kHz
Switching threshold	
Low	<5 VDC
High	>15 VDC
Insulation voltage between channel and bus	500 V _{eff}
Digital outputs	
Quantity	Up to 4, configuration as input or output using software
Variant	Push / Pull / Push-Pull
Nominal voltage	24 VDC
Switching voltage	24 VDC -15% / +20%
Nominal output current	0.1 A
Total nominal current	0.4 A
Output circuit	Sink and/or source
Output protection	Thermal shutdown in the event of overcurrent or short circuit, integrated protection for switching inductive loads

Table 2: X20DS4389 - Technical data


Technical description

Order number	X20DS4389
Diagnostic status	Output monitoring
Leakage current when the output is switched off	Max. 25 µA
$R_{DS(on)}$	150 mΩ
Residual voltage	<0.9 V at 0.1 A nominal current
Peak short-circuit current	<10 A
Switch-on in the event of overload shutdown or short-circuit shutdown	Approx. 10 ms (depends on the module temperature)
Switching delay	
0 → 1	<2 µs
1 → 0	<2 µs
Switching frequency	
Resistive load	Max. 24 kHz
Inductive load	See section "Switching inductive loads".
Braking voltage when switching off inductive loads	Switching voltage + 0.6 VDC
Insulation voltage between channel and bus	500 V _{eff}
Additional functions	4x microsecond-accurate edge generation, 4x output oversampling
Edge detection units	
Quantity	4
Operating mode	4 pulse duration measurements, relative or absolute moments of input edges in microsecond resolution, 4 history elements per unit
Counter size	16/32-bit
Input frequency (max.)	40 kHz
Resolution	125 ns timestamp function
Signal form	Square wave pulse
Sensor power supply	Module-internal, max. 600 mA
Edge generation units	
Quantity	4
Edge generation	
Absolute	Absolute to NetTime
Relative	Relative to other edges
Offset at relative edge generation	
Range of values	16-bit or 32-bit value
Resolution	1 µs
Actuator power supply	Module-internal, max. 600 mA
Oversampling	
Quantity	4
Sample time	25 to 255 µs
Data volume	Up to 64 bits per X2X Link cycle in the input and output direction
Electrical properties	
Electrical isolation	Channel isolated from bus Channel not isolated from channel
Operating conditions	
Mounting orientation	
Horizontal	Yes
Vertical	Yes
Installation elevation above sea level	
0 to 2000 m	No limitation
>2000 m	Reduction of ambient temperature by 0.5°C per 100 m
Degree of protection per EN 60529	IP20
Ambient conditions	
Temperature	
Operation	
Horizontal mounting orientation	-25 to 60°C
Vertical mounting orientation	-25 to 50°C
Derating	See section "Derating".
Storage	-40 to 85°C
Transport	-40 to 85°C
Relative humidity	
Operation	5 to 95%, non-condensing
Storage	5 to 95%, non-condensing
Transport	5 to 95%, non-condensing
Mechanical properties	
Note	Order 1x terminal block X20TB12 separately. Order 1x bus module X20BM11 separately.
Pitch	12.5 ^{+0.2} mm

Table 2: X20DS4389 - Technical data

2.2 LED status indicators


For a description of the various operating modes, see section "Additional information - Diagnostic LEDs" in the X20 system user's manual.

Figure	LED	Color	Status	Description
	r	Green	Off	No power to module
			Single flash	RESET mode
			Blinking	PREOPERATIONAL mode
			Double flash	Mode BOOT (during firmware update) ¹⁾
	e	Red	On	RUN mode
			Off	No power to module or everything OK
			On	Error or reset status
			Double flash	One of the following errors occurred: <ul style="list-style-type: none"> Oversample output control error Oversample output copy error Edge detect poll cycle violation Error on edge generator unit 1 - 4
	1 - 8	Green		Status of the corresponding digital signal


1) Depending on the configuration, a firmware update can take up to several minutes.

2.3 Pinout

Shielded cables must be used for all signal lines.



2.4 Connection example






When operated above 55°C, the modules to the left and right of this module are permitted to have a maximum power dissipation of 1.15 W!

	X20 module	
	Power dissipation >1.15 W	
	Neighboring X20 module	
	Power dissipation ≤1.15 W	
	This module	
	Neighboring X20 module	
	Power dissipation ≤1.15 W	
	X20 module	
	Power dissipation >1.15 W	

2.8 Switching inductive loads



3 Function description

3.1 System functions


3.1.1 System timer

The module's individual functions all depend on a system timer. This internal "system cycle time" can be set from 25 to 255 μ s. The functions can also be run using a configurable "prescaled system timer" to minimize the load on the module, thereby making it possible to use the shortest possible X2X cycle time.

The cycle of the **prescaled system timer** (and system timer) is referenced with the X2X Link as soon as the module has been started up and the X2X Link has been initialized. Since the system timer and the module's internal **NetTime** use the same timer, the two run synchronously from that point on. If the X2X cycle time is not a multiple of the system cycle time, there will be an offset; this can be calculated, however.

The following values apply to the following example:

X2X cycle	1 ms
System timer	150 μ s
Prescaled system timer	4



Cycle prescaler

The "prescaled system timer" can be used as an alternative time source for the individual functions. This is useful if a function requires a very short system cycle. To reduce the module load in such a situation, other functions can be processed in a slower cycle.

3.1.2 Reference cycle

A reference cycle must be defined for data acquisition or transfer for oversampled I/Os, edge detection and edge generation. At the beginning of each cycle, the acquired data is transferred as input or output data according to the respective function.

The following options are available as sources:

Source	Information
System timer	The value set in register "CfO_SystemCycleTime" is used as the reference cycle.
Prescaled system timer	The value set in register "CfO_SystemCyclePrescaler" is used as the reference cycle.
AOAI ¹⁾	The reference cycle is referenced with the AOAI interrupt of the X2X cycle.
SOSI ¹⁾	The reference cycle is referenced with the SOSI interrupt of the X2X cycle.

1) Cannot be used for polling cycle configuration and edge generator.

Input data

- **Oversampled I/O**

During each sample cycle, one bit from the output control buffers of the oversampled I/O channels is output to the configured physical output, and the status of the configured inputs is read into one bit of the respective input status buffer.

- **Edge detection**

When using edge detection mode "Polling", the polling cycle must be $\leq 255 \mu\text{s}$. If the configured cycle $> 255 \mu\text{s}$, EdgeDetectError occurs.

Output data

- **Oversampled I/O**

- The input data is referenced at the moment of the reference cycle. The referenced data is then copied to the "oversample input sample register" on page 37 at the moment of SI frame generation, taking into account the oversample input window.
- With relative addressing of the output control buffer, the new sample data is copied to an address relative to the output control buffer address current to the "reference cycle".
- The reference cycle is also used to reference the sample cycle and thus the output data production and input data acquisition (e.g. to the X2X cycle).

- **Edge generator**

To ensure edge output with microsecond precision, edge generation is based on internal hardware components. One such comparator is available for one rising and one falling edge respectively for each physical output channel. The data for the comparators is prepared in "EdgeGenPollCycle". Therefore, a maximum of one rising and one falling edge can be generated for each physical output channel per "EdgeGenPollCycle". If timestamps are set that cannot be processed in time due to this limitation, then an EdgeGenWarning is generated. Processing of such timestamps is made up for as quickly as possible, as long as they are within EdgeGenUnitPickupDiff.

The shorter the "generation cycle" is selected, the more negatively an enabled edge generator function affects the minimum X2X cycle time.

Function description

3.1.3 Transfer mode

There are 2 modes available for the time the input or output data is transferred:


- Fast reaction
- X2X cycle optimized

The set mode has a decisive influence on the timing characteristics of the input or output data.

3.1.3.1 Input data

When using mode "Fast reaction", the input data is available in the controller one X2X cycle earlier. However, this setting also has a negative effect on the minimum X2X cycle time.

The following graphic shows the transfer of the input data according to the selected configuration.



3.1.3.2 Oversampled I/O output data

When using mode "Fast reaction", the output data is copied to the output control buffer immediately after it has been received. However, it is not possible to determine exactly when the data is copied to the output control buffer. The copy cycles will experience a certain degree of jitter depending on the module load. However, this only affects the moment of the internal copy procedures and therefore the moment of the earliest possible output sample. This will not affect the quality of the output signal. "Output copy cycle = Fast reaction" also has a negative effect on the minimum X2X cycle time.


When using mode "X2X cycle optimized", the output data is copied to the output control buffer with the AOAI interrupt of the X2X cycle. It is important to note that due to the internal copy cycle to the output control buffer, however, output of the sampled data cannot be started immediately to the "output copy cycle".

3.1.3.3 Edge generation

The data is applied at different times depending on the set mode:

- **X2X cycle optimized**
The data is applied permanently between the ASYNC IN (AI) and ASYNC OUT (AO) periods.
- **Fast reaction (jitter)**
The data is applied immediately after SYNC OUT (SO) processing.

Setting "Fast reaction" results in jitter because the copy cycle of the SYNC OUT data can take different amounts of time. However, this only affects the moment at which the internal copy cycle takes place and therefore possibly also the earliest possible timestamp. Timestamps that are set outside of this jitter range are not affected by this.



3.1.4 Synchronization jitter

Since the controller that specifies the X2X NetTime and the module have different clocks, the module-internal X2X NetTime must be synchronized with the NetTime of the controller. Due to this synchronization, the module's internal X2X NetTime is corrected by a maximum of $1/8 \mu\text{s}$ per system cycle if necessary. This synchronization jitter becomes noticeable when using the NetTime with $1/8 \mu\text{s}$ resolution (max. $\pm 1/8 \mu\text{s}$).

If a 100% exact $1/8 \mu\text{s}$ resolution without jitter is required, then the "localtime $1/8 \mu\text{s}$ " must be used.

3.1.5 Use with Automation Studio

The module is supported via X2X and POWERLINK!

X2X Link supports the following synchronous cyclic data per module:

- 31 bytes of input data, consisting of 30 input bytes and an X2X status byte
- 30 bytes output data

To optimize use and prevent needless data transfer, data points can be adjusted as needed in Automation Studio. Unnecessary data points can be disabled, and the bit width of the data points can be defined.

3.2 Direct I/O

Direct I/O makes it possible to use the physical I/Os like normal I/Os. Additionally, the application can only set or reset I/Os (e.g. an output channel is set by the edge generator and manually reset by the application).



Information:

The registers are described in "[Direct I/O](#)" on page 31.

3.3 Oversampled I/O

With oversampled I/O, the inputs or outputs can be read in or switched several times within one cycle. This allows higher frequency signals to be analyzed and output than with direct I/O.

"Oversampled I/O" is based on input status buffers and output control buffers. The input data acquisition and output control occur in one sample cycle (one sample cycle corresponds to one bit in the buffer). The precise moment of an input buffer entry is indicated by its position in the buffer and the **NetTime** assigned to the buffer.


3.3.1 Input data

The data of the 4 oversample input status buffers is copied at the moment defined in the SI frame generation register. A maximum of 64 samples (8 bytes) per oversample I/O channel can be synchronously retrieved from the oversample input status buffer with each X2X cycle and stored in byte "OversampleInputSample".

The most recent input sample bit is stored in "OversampleInputSample8_1" bit 7. The oldest input sample is stored in "OversampleInputSample64_57" bit 0.

Example

Input signal and resulting data in "OversampleInputSample":



Defining the reference time point


The reference time point is located chronologically before SI frame generation. If the reference time point (reference cycle) is within this window, then the referenced data from the input status buffer is copied to register "OversampleInput0NSample". If the reference time point is outside the "oversample input window", then the data that is most current at the moment of "SI frame generation" is copied from the input status buffer to register "OversampleInput0NSample".

This register is limited internally to the value from register "CfO_OversampleInputBits".



Information:

As a result, the oversample input time and oversample input cycle are set either at the reference time point or at the moment of "SI frame generation".




3.3.2 Output data

Up to 64 samples (8 bytes) for each oversample I/O channel can be synchronously transferred with a X2X cycle. This data is copied to the specified address (absolute or relative) in the output control buffer at the set output copy cycle. 1 bit of this data is then output during each "sample cycle" to the physical output that is assigned to the oversample I/O channel.

Bit 0 of "OversampleOutputSample1_8" is copied to the output control buffer first, meaning that it is the first bit that is output. "OversampleOutputSample57_64" bit 7 is the last bit to be output.

Example

Assignment of "OversampleOutputSample" register data to the output signal:



Output operation

When "Output control mode = Single", every output buffer entry is marked as invalid once it has been executed. This ensures that the outputs are not supplied with invalid data. In this mode, the application needs to ensure that the module is always supplied with valid data.

When using "Output control mode = Continuous" the contents of the buffer are output again if the module is not supplied with new oversample output data.

Cyclic output control

If cyclic output control is enabled, then all data in the output control buffer is marked invalid as soon as it is output ("Output control mode = Single"). OutputControlError is generated if the module is not supplied with new data in time; in this case, a bit already output in the buffer would be output again. In this type of error situation, the output takes on the "Output default state" configured in register "CfO_Oversample-ConfigOutput".

If cyclic output control is disabled, then the data is output again if the output control buffer overflows ("Output control mode = Continuous").



Information:

All 256 bits of the output control buffer are always output.



Information:

The registers are described in ["Oversampled I/O" on page 32](#).

3.3.3 Addressing the output control buffer


The module has one cyclic 256-bit output control buffer for each oversample channel. One bit is output from these buffers to the configured physical output channels in each "sample cycle". When new data is transferred to one of these buffers, the application must define where in the respective buffer the data should be written to. There are 2 possibilities available for this (absolute or relative "Output mode" in the Automation Studio I/O configuration).

3.3.3.1 Absolute addressing of the output control buffer

With absolute addressing, in each cycle where "OversampleOutputValidate = True", in addition to the oversample output sample data (in the "OversampleOutput0NSample" on page 36 registers) an address must also be transferred in register "OversampleOutputCycle" on page 35. This address defines where in the output control buffer the new data should be copied. In order to calculate this address, the contents of register "OversampleInputCycle" on page 36, which contains the address of the most recently output data, and the transfer time to the module must be taken into account. To help avoid incorrect addressing of the output control buffer, the buffer section that is capable of being written to can be limited using register "OversampleOutputWindow" on page 34. This window will always be shifted relative to the current sample address. An "OutputCopyError" will be triggered if an attempt is made to write to an address that is outside of this window.



Example

Timing characteristics from the oversample input cycle to the oversample output cycle in absolute output mode ("SI frame generation = Fast reaction", "Output copy cycle = Fast reaction", 8 samples per X2X cycle):



3.3.3.2 Relative addressing of the output control buffer

When "OversampleOutputValidate = True", then the oversample output sample data is automatically copied to an address relative to the last referenced address at the set **output copy cycle** moment. Register "OversampleSampleOffset" on page 36 serves as the offset. The new data cannot start being output immediately at the **output copy cycle** moment because it takes time to copy the data from the registers to the buffer. This means that an offset of 0 is not allowed. The relative output control buffer address + offset must point to an address within the "oversample output window". The **oversample output window** is always offset relative to the current sample address. An **OutputCopyError** is triggered if an attempt is made to write to an address that is outside of this window.



3.4 Edge detection

The module's edge detection function allows edges to be measured with microsecond precision. The concept is based on a maximum of 4 units. One master and one slave edge can be configured for each unit.

Master edges

At the moment of each master edge, the [NetTime](#) of the master edge and the NetTime of a previous slave edge (if present) are logged. A "master counter" and a "slave counter" can always be used to determine how many edges have been detected since the last X2X cycle.

Slave edges

When a slave edge occurs, the current NetTime is always saved within the module. Memory is provided within the module that always stores the last 256 slave timestamps (even when a master edge occurs).

When a master edge occurs, the exact NetTime of any slave edge that may have occurred prior to the master edge and addressed by "Slave leading" is copied. If multiple slave edges occur before a master edge, then only the NetTime of the last edge that was not ignored by "Slave leading" is stored.

3.4.1 Edge detection mode

2 modes can be selected for the moment when an interrupt for edge detection should be triggered:

- In mode "Event-triggered", the [NetTime](#) of each edge is recorded as an interrupt immediately when the edge occurs. However, an extremely large amount of interrupts within a short amount of time can prevent the module from being able to process any other operations in time!.
- In mode "Polling", only the NetTime of the first edge that occurs within a polling cycle is recorded. This ensures that the module is not overloaded by too many edges.

3.4.2 Time base

When using a time base with $1/8 \mu\text{s}$ resolution, it is important to note that the timestamps produced also resolve exactly to $1/8 \mu\text{s}$. Corresponding conversions must be made for calculating in connection with the system time of the controller or [X2X NetTime](#).

In addition, synchronization jitter also plays a role when using "Time base = Nettime resolution $1/8 \mu\text{s}$ " (see "[Synchronization jitter](#)" on page 14). This means that exactly identical input edges can cause slight differences in the results. If 100% exact $1/8 \mu\text{s}$ resolution is required, then "Local resolution $1/8 \mu\text{s}$ " must be used.

3.4.3 History

In Automation Studio, a history of maximum 4 elements can be enabled in the I/O configuration for registers "[EdgeDetectSlavecount](#)" on page 39, "[EdgeDetectDifference](#)" on page 39, "[EdgeDetectMastertime](#)" on page 39 and "[EdgeDetectSlavetime](#)" on page 39. Configured history items are all transferred synchronously with each X2X cycle. Several edges can thus also be measured accurately within one X2X cycle.



Information:

By enabling the history, the maximum number of data bytes (28 bytes) that can be synchronously transferred via X2X Link is quickly reached (especially if 32-bit data points are used).




Information:

The registers are described in "[Edge detection](#)" on page 37.

3.5 Edge generator

The edge generator is based on 4 units. The units are able to generate edges independently of the X2X cycle. For each unit, up to 4 **timestamps** can be set per X2X cycle. The individual edges can then be referenced to this timestamp or to other edges using an offset.



Information:

The registers are described in "Edge generator" on page 40.

3.5.1 Mode "DigitalCamSwitch"

"Unit 0x" in Automation Studio I/O configuration.

Mode "DigitalCamSwitch" can also be selected starting with upgrade 1.1.0.2 for the configuration of the edge generator in Automation Studio for each unit.

In this mode, the entire configuration and operation is carried out exclusively via the function blocks of motion library "ASMcdcs". For additional information, see the corresponding ASMcdcs function block descriptions.

3.5.2 Ring-shaped interlinking of edges

If individual edges are linked together in a ring (e.g. edge 2 is relative to edge 1 and edge 1 is relative to edge 2), a header for the ring must be defined via bit 11 "Ring-shaped interlinking" so that such a cycle starts without a timestamp. In Automation Studio, bit 11 "Ring-shaped interlinking" is set by default in all units for edge 1. If such a ring is branched (e.g. a third edge is relative to an edge within the ring), it is important to ensure that the internal FIFO buffer that is available to each physical I/O edge is not overfilled. This happens if more than 12 edges are generated by the ring, but these should only be output in the future. If this situation occurs, where a ring generates edges even though the FIFO buffer is full, [EdgeGenError](#) is triggered.

3.5.3 Offset formats

Automation Studio provides 3 different parameters for setting offsets.

- **Offset format:** This parameter makes it possible to select the file type (16-bit or 32-bit) for cyclic transfer and only affects ["EdgeGenOffset" on page 43](#).
Acyclic transfer of offset values with register ["CfO_EdgeGenOffset_32bit" on page 43](#) is not affected by this and always remains 32 bits wide.
- **Offset 01 to Offset 04:** These parameters have 2 possible settings:
 - Initial configuration: The offset value is only written once during configuration.
 - Cyclic data: A data point is created in the Automation Studio I/O mapping and the offset value is written cyclically.
- **Offset 01 value to Offset 04 value:** The actual offset value.

3.5.4 Using timestamps

Transferring timestamps

Up to 4 timestamp elements can be transferred per X2X cycle.

If new timestamp data should be applied to the module, then the sequence number must be increased by the number of timestamp elements to be applied. If several elements are transferred within an X2X cycle, it must also be ensured that the individual timestamps are transferred to the buffer in the order in which they follow each other.

Depending on how much the sequence number is increased, 1 to 4 of these timestamp elements are transferred to the buffer. If an attempt is made to set a timestamp to a time that has already expired, [EdgeGenWarning](#) is generated.

If no more new timestamp data can be recorded by the module (e.g. because the maximum number of timestamps has been reached), the last sequence recorded by the module can be read out.

Edge resolution

Edges can be resolved with an accuracy of 1 μ s or 1/8 μ s. If "Timestamp resolution = 1/8 μ s" is used, it is important to ensure that the timestamp data also has a resolution of 1/8 μ s. Since both the controller system time and X2X NetTime only resolve down to the microsecond, the system time or NetTime must be shifted 3 bits to the left or multiplied by 8 in the application. This value can then be used as reference for timestamps with a resolution of 1/8 μ s. It is also possible to use 1/8 μ s timestamps from input edges as a reference.

When using the NetTime with 1/8 μ s resolution, the synchronization jitter affects the output results (see ["Synchronization jitter" on page 14](#)).

Time base

Either the X2X time or the "local time" of the module can be used as the time base for edge generation. Because the "local time" is not synchronized with the controller system time or the X2X NetTime, this can only be used effectively together with a time source from the module (e.g. input edge timestamp on "local time").

Processing timestamps

Up to 12 timestamps can be transferred to a buffer for future processing. The timestamps must be transferred to the buffer in the order in which they should be output. It is therefore not possible to set a timestamp in the future and then set a timestamp that is earlier than the one transferred first.

If a timestamp is already in the past at the start of processing, a time difference can be specified up to which the processing of the timestamp can still be made up. Timestamps in the past are processed as quickly as possible as long as they are within the specified catch-up difference. [EdgeGenWarning](#) is triggered as soon as a timestamp could not be processed in time and had to be "caught up". If a timestamp could not be caught up because it is outside the catch-up difference, "EdgeGenError" results in addition to the "EdgeGenWarning".

3.6 Error handling

If one of the functions detects an error, then an error bit is set in one of the error state registers. The application is now able to react to this and acknowledge the errors by setting a respective bit in the "Acknowledge error messages" registers. This resets the bit in the error status register. If the error source persists, then the error bit is set again as soon as the error is detected again (i.e. resetting is not possible).

Error acknowledgment has no effect on the functionality of the module. The module resumes processing, automatically if possible, as soon as the error source is eliminated.

If an error occurs (not a warning), this is indicated by the red "e" LED on the module (double flash). This signal is automatically acknowledged as soon as the error source has been eliminated.



Information:

The registers are described in ["Error handling" on page 44](#).

3.7 Timestamp

Timestamps are provided by the module for the following:

- NetTime of the last counter value change
- NetTime of the current counter value
- NetTime of the last position change
- NetTime of the current position
- NetTime of the target position
- NetTime when a slave edge occurs
- NetTime when a master edge occurs

The timestamp function is based on synchronized timers. If a timestamp event occurs, the module immediately saves the current NetTime. After the respective data is transferred to the controller, including this precise moment, the controller can then evaluate the data using its own NetTime (or system time), if necessary.

Conversely, the controller can predefine output events, apply a timestamp and transfer them to the module. The module then executes the predefined action at the precise moment defined by the CPU.

The resolution of the timestamp is up to 1/8 µs in both directions.

3.7.1 NetTime Technology

NetTime refers to the ability to precisely synchronize and transfer system times between individual components of the controller or network (controller, I/O modules, X2X Link, POWERLINK, etc.).

This allows the moment that events occur to be determined system-wide with microsecond precision. Upcoming events can also be executed precisely at a specified moment.



3.7.1.1 Time information

Various time information is available in the controller or on the network:

- System time (on the PLC, Automation PC, etc.)
- X2X Link time (for each X2X Link network)
- POWERLINK time (for each POWERLINK network)
- Time data points of I/O modules

The NetTime is based on 32-bit counters, which are increased with microsecond resolution. The sign of the time information changes after 35 min, 47 s, 483 ms and 648 μ s; an overflow occurs after 71 min, 34 s, 967 ms and 296 μ s.


The initialization of the times is based on the system time during the startup of the X2X Link, the I/O modules or the POWERLINK interface.

Current time information in the application can also be determined via library AslOTime.

3.7.1.1.1 Controller data points

The NetTime I/O data points of the controller are latched to each system clock and made available.


3.7.1.1.2 X2X Link - Reference time point



The reference time point on the X2X Link network is always calculated at the half cycle of the X2X Link cycle. This results in a difference between the system time and the X2X Link reference time point when the reference time is read out.

In the example above, this results in a difference of 1 ms, i.e. if the system time and X2X Link reference time are compared at time 25000 in the task, then the system time returns the value 25000 and the X2X Link reference time returns the value 24000.

3.7.1.1.3 POWERLINK - Reference time point




The POWERLINK reference time point is always calculated at the start of cycle (SoC) of the POWERLINK network. The SoC starts 20 µs after the system clock due to the system. This results in the following difference between the system time and the POWERLINK reference time:

POWERLINK reference time = System time - POWERLINK cycle time + 20 µs

In the example above, this means a difference of 1980 µs, i.e. if the system time and POWERLINK reference time are compared at time 25000 in the task, then the system time returns the value 25000 and the POWERLINK reference time returns the value 23020.

3.7.1.1.4 Synchronization of system time/POWERLINK time and I/O module



At startup, the internal counters for the controller/POWERLINK (1) and the I/O module (2) start at different times and increase the values with microsecond resolution.

At the beginning of each X2X Link cycle, the controller or POWERLINK network sends time information to the I/O module. The I/O module compares this time information with the module's internal time and forms a difference (green line) between the two times and stores it.

When a NetTime event (E) occurs, the internal module time is read out and corrected with the stored difference value (brown line). This means that the exact system moment (S) of an event can always be determined, even if the counters are not absolutely synchronous.

Note

The deviation from the clock signal is strongly exaggerated in the picture as a red line.

3.7.1.2 Timestamp functions

NetTime-capable modules provide various timestamp functions depending on the scope of functions. If a timestamp event occurs, the module immediately saves the current NetTime. After the respective data is transferred to the controller, including this precise moment, the controller can then evaluate the data using its own NetTime (or system time), if necessary.

For details, see the respective module documentation.

3.7.1.2.1 Time-based inputs

NetTime Technology can be used to determine the exact moment of a rising edge at an input. The rising and falling edges can also be detected and the duration between 2 events can be determined.

**Information:**

The determined moment always lies in the past.

3.7.1.2.2 Time-based outputs

NetTime Technology can be used to specify the exact moment of a rising edge on an output. The rising and falling edges can also be specified and a pulse pattern generated from them.

**Information:**

The specified time must always be in the future, and the set X2X Link cycle time must be taken into account for the definition of the moment.

3.7.1.2.3 Time-based measurements

NetTime Technology can be used to determine the exact moment of a measurement that has taken place. Both the starting and end moment of the measurement can be transmitted.

4 Register description

4.1 General data points

In addition to the registers described in the register description, the module has additional general data points. These are not module-specific but contain general information such as serial number and hardware variant.

General data points are described in section "Additional information - General data points" in the X20 System user's manual.

4.2 Function model 0 - Standard

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
Configuration - General						
513	CfO_SlframeGenID	USINT				•
Configuration - System timer						
642	CfO_SystemCycleTime	UINT				•
646	CfO_SystemCycleOffset	INT				•
650	CfO_SystemCyclePrescaler	UINT				•
Configuration - Physical I/Os						
769 + (N-1) * 2	CfO_PhylOConfigCh0N (index N = 1 to 8)	USINT				•
Configuration - Direct I/O						
899	CfO_DirectIOClearMask0_7	USINT				•
903	CfO_DirectIOSetMask0_7	USINT				•
905	CfO_OutputUpdateCycle	USINT				•
Configuration - Oversampled I/O						
1025	CfO_OversampleMode	USINT				•
1027	CfO_OversampleSampleCycleID	USINT				•
1029	CfO_OversampleRelativeCycleID	USINT				•
1031	CfO_OversampleConsumeCycleID	USINT				•
1033	CfO_OversampleOutputBits	USINT				•
1035	CfO_OversampleInputBits	USINT				•
1037	CfO_OversampleOutputWindow	USINT				•
1039	CfO_OversampleInputWindow	USINT				•
1041 + (N*2)	CfO_OversampleConfigInputN (index N = 0 to 3)	USINT				•
1049 + (N*2)	CfO_OversampleConfigOutputN (index N = 0 to 3)	USINT				•
Configuration - Edge detection						
2817	CfO_EdgeDetectPollCycleID	USINT				•
2828	CfO_EdgeDetectEventEnable	UDINT				•
3073 + (N-1) * 16	CfO_EdgeDetectUnit0NMode (index N = 1 to 4)	USINT				•
3075 + (N-1) * 16	CfO_EdgeDetectUnit0NLeading (index N = 1 to 4)	USINT				•
3077 + (N-1) * 16	CfO_EdgeDetectUnit0NMaster (index N = 1 to 4)	USINT				•
3079 + (N-1) * 16	CfO_EdgeDetectUnit0NSlave (index N = 1 to 4)	USINT				•
Configuration - Edge generator						
2945	CfO_EdgeGenPollCycleEventID	USINT				•
2947	CfO_EdgeGenConsumeCycleEventID	USINT				•
3585 + (N-1) * 64	CfO_EdgeGenUnit0NMode (index N = 1 to 4)	USINT				•
3589 + (N-1) * 64	CfO_EdgeGenUnit0NTimestampFifoLim (index N = 1 to 4)	USINT				•
3591 + (N-1) * 64	CfO_EdgeGenUnit0NTimestampRegCount (index N = 1 to 4)	USINT				•
3596 + (N-1) * 64	CfO_EdgeGenUnit0NPickupDiff	UDINT				•
3602 + (N-1) * 64	CfO_EdgeGenUnit0NConfigEdge0 (index N = 1 to 4)	UINT				•
3606 + (N-1) * 64	CfO_EdgeGenUnit0NConfigEdge1 (index N = 1 to 4)	UINT				•
3610 + (N-1) * 64	CfO_EdgeGenUnit0NConfigEdge2 (index N = 1 to 4)	UINT				•
3614 + (N-1) * 64	CfO_EdgeGenUnit0NConfigEdge3 (index N = 1 to 4)	UINT				•
Communication - General						

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
546	ProtocolError (16-bit)	UINT	•			
547	ProtocolError (8-bit)	USINT	•			
550	ProtocolSequenceViolation (16-bit)	UINT	•			
551	ProtocolSequenceViolation (8-bit)	USINT	•			
Communication - Error register						
257	Error state - Output data and edge detection	USINT	•			
	OutputControlError	Bit 4				
	OutputCopyError	Bit 5				
	EdgeDetectError	Bit 6				
259	Error messages - Edge generator	USINT	•			
	EdgeGen01Error	Bit 0				
	EdgeGen01Warning	Bit 1				
	EdgeGen02Error	Bit 2				
	EdgeGen02Warning	Bit 3				
	EdgeGen03Error	Bit 4				
	EdgeGen03Warning	Bit 5				
	EdgeGen04Error	Bit 6				
	EdgeGen04Warning	Bit 7				
321	Acknowledging error messages - Output data and edge detection	USINT			•	
	QuitOutputControlError	Bit 4				
	QuitOutputCopyError	Bit 5				
	QuitEdgeDetectError	Bit 6				
323	Acknowledge error messages - Edge generator	USINT			•	
	QuitEdgeGen01Error	Bit 0				
	QuitEdgeGen01Warning	Bit 1				
	QuitEdgeGen02Error	Bit 2				
	QuitEdgeGen02Warning	Bit 3				
	QuitEdgeGen03Error	Bit 4				
	QuitEdgeGen03Warning	Bit 5				
	QuitEdgeGen04Error	Bit 6				
	QuitEdgeGen04Warning	Bit 7				
Communication - System timer						
683	SDCLifeCount	SINT	•			
Communication - Direct I/O						
915	Output state	USINT			•	
	DigitalOutput03	Bit 2				
	DigitalOutput04	Bit 3				
	DigitalOutput07	Bit 6				
	DigitalOutput08	Bit 7				
927	Input state	USINT	•			
	DigitalInput01	Bit 0				
				
	DigitalInput08	Bit 7				
Communication - Oversampled I/O (output)						
1059	Oversampling configuration	USINT			•	
	OversampleEnable	Bit 0				
	OversampleOutputValidate	Bit 1				
1063	OversampleOutputCycle	USINT			•	
	OversampleSampleOffset	USINT				
1088 + N	OversampleOutput0NSample1_8 (index N = 1 to 4)	USINT			•	
1092 + N	OversampleOutput0NSample9_16 (index N = 1 to 4)	USINT			•	
1096 + N	OversampleOutput0NSample17_24 (index N = 1 to 4)	USINT			•	
1100 + N	OversampleOutput0NSample25_32 (index N = 1 to 4)	USINT			•	
1104 + N	OversampleOutput0NSample33_40 (index N = 1 to 4)	USINT			•	
1108 + N	OversampleOutput0NSample41_48 (index N = 1 to 4)	USINT			•	
1112 + N	OversampleOutput0NSample49_56 (index N = 1 to 4)	USINT			•	
1116 + N	OversampleOutput0NSample57_64 (index N = 1 to 4)	USINT			•	
Communication - Oversampled I/O (input)						
1074	OversampleInputTime	INT	•			
1079	OversampleInputCycle	USINT	•			
1120 + N	OversampleInput0NSample64_57 (index N = 1 to 4)	USINT	•			
1124 + N	OversampleInput0NSample56_49 (index N = 1 to 4)	USINT	•			
1128 + N	OversampleInput0NSample48_41 (index N = 1 to 4)	USINT	•			
1132 + N	OversampleInput0NSample40_33 (index N = 1 to 4)	USINT	•			
1136 + N	OversampleInput0NSample32_25 (index N = 1 to 4)	USINT	•			
1140 + N	OversampleInput0NSample24_17 (index N = 1 to 4)	USINT	•			
1144 + N	OversampleInput0NSample16_9 (index N = 1 to 4)	USINT	•			
1148 + N	OversampleInput0NSample8_1 (index N = 1 to 4)	USINT	•			
Communication - Edge detection						
4098 + (N-1) * 32	EdgeDetect0NMastercount (16-bit) (index N = 1 to 4)	INT	•			
4099 + (N-1) * 32	EdgeDetect0NMastercount (8-bit) (index N = 1 to 4)	SINT	•			

Register description

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
4102 + (N-1) * 32	EdgeDetect0NSlavecount (16-bit) (index N = 1 to 4)	INT	•			
4103 + (N-1) * 32	EdgeDetect0NSlavecount (8-bit) (index N = 1 to 4)	SINT	•			
4108 + (N-1) * 32	EdgeDetect0NDifference (32-bit) (index N = 1 to 4)	DINT	•			
4110 + (N-1) * 32	EdgeDetect0NDifference (16-bit) (index N = 1 to 4)	INT	•			
4116 + (N-1) * 32	EdgeDetect0NMastertime (32-bit) (index N = 1 to 4)	DINT	•			
4118 + (N-1) * 32	EdgeDetect0NMastertime (16-bit) (index N = 1 to 4)	INT	•			
4124 + (N-1) * 32	EdgeDetect0NSlavetime (32-bit) (index N = 1 to 4)	DINT	•			
4126 + (N-1) * 32	EdgeDetect0NSlavetime (16-bit) (index N = 1 to 4)	INT	•			
Communication - Edge generator						
6145 + (N-1) * 256	Enabling units	USINT			•	
	EdgeGen0NEnable	Bit 0				
	EdgeGen0NEnableReadback (index N = 1 to 4)					
6147 + (N-1) * 256	EdgeGenSequence	USINT	•		•	
	EdgeGenSequenceReadback	USINT				
6180 + (N-1) * 256	EdgeGen0NOffset1 (index N = 1 to 4) (32-bit) CfO_EdgeGen0NOffset_32bit1 (index N = 1 to 4)	UDINT			•	•
6182 + (N-1) * 256	EdgeGen0NOffset1 (index N = 1 to 4) (16-bit)	UINT			•	
6188 + (N-1) * 256	EdgeGen0NOffset2 (index N = 1 to 4) (32-bit) CfO_EdgeGen0NOffset_32bit2 (index N = 1 to 4)	UDINT			•	•
	EdgeGen0NOffset2 (index N = 1 to 4) (16-bit)	UINT				
6196 + (N-1) * 256	EdgeGen0NOffset3 (index N = 1 to 4) (32-bit) CfO_EdgeGen0NOffset_32bit3 (index N = 1 to 4)	UDINT			•	•
6198 + (N-1) * 256	EdgeGen0NOffset3 (index N = 1 to 4) (16-bit)	UINT			•	
6204 + (N-1) * 256	EdgeGen0NOffset4 (index N = 1 to 4) (32-bit) CfO_EdgeGen0NOffset_32bit4 (index N = 1 to 4)	UDINT			•	•
	EdgeGen0NOffset4 (index N = 1 to 4) (16-bit)	UINT				
6212 + (N-1) * 256	EdgeGen0NTimestamp1 (index N = 1 to 4) (32-bit)	UDINT			•	
6214 + (N-1) * 256	EdgeGen0NTimestamp1 (index N = 1 to 4) (16-bit)	UINT			•	
6220 + (N-1) * 256	EdgeGen0NTimestamp2 (index N = 1 to 4) (32-bit)	UDINT			•	
6222 + (N-1) * 256	EdgeGen0NTimestamp2 (index N = 1 to 4) (16-bit)	UINT			•	
6228 + (N-1) * 256	EdgeGen0NTimestamp3 (index N = 1 to 4) (32-bit)	UDINT			•	
6230 + (N-1) * 256	EdgeGen0NTimestamp3 (index N = 1 to 4) (16-bit)	UINT			•	
6236 + (N-1) * 256	EdgeGen0NTimestamp4 (index N = 1 to 4) (32-bit)	UDINT			•	
6238 + (N-1) * 256	EdgeGen0NTimestamp4 (index N = 1 to 4) (16-bit)	UINT			•	

4.3 General registers

4.3.1 Defining the moment for generating synchronous input data

Name:

CfO_SlframeGenID

"SI frame generation" in the Automation Studio I/O configuration.

When the synchronous input data is generated for transfer is defined in this register.

Data type	Values	Information
USINT	9	X2X cycle optimized
	14	Fast reaction

4.3.2 Number of X2X protocol errors

Name:

ProtocolError

This register contains an error counter that specifies the number of X2X protocol errors. In the I/O configuration, parameter "Network information" can be used to help configure a data point for this register with a bit width of 8 or 16 bits in the I/O mapping.

Data type	Values	Information
USINT	0 to 255	Error counter (8-bit)
UINT	0 to 65535	Error counter (16-bit)

4.3.3 Number of X2X sequence violations

Name:

ProtocolSequenceViolation

This register contains an error counter that specifies the number of X2X sequence violations. In the I/O configuration, parameter "Network information" can be used to help configure a data point with a bit width of 8 or 16 bits in the I/O mapping.

Data type	Values	Information
USINT	0 to 255	Error counter (8-bit)
UINT	0 to 65535	Error counter (16-bit)

4.3.4 System clock counter for checking the validity of the data frame

Name:

SDCLifeCount

Counter that is incremented with each system timer cycle. "SDC information" in the Automation Studio I/O configuration can be used to enable this register in the I/O mapping as data point "SDCLifeCount".

The 8-bit counter register is needed for the SDC software package. It is incremented with the system clock to allow the SDC to check the validity of the data frame.

Data type	Values
SINT	-128 to 127

4.4 System timer

The module's individual functions all depend on a system timer.

4.4.1 Setting the cycle time of the system timer

Name:

CfO_SystemCycleTime

"Cycle time" in the Automation Studio I/O configuration.

The cycle time of the system timer can be set in steps of 1/8 µs in this register. The value entered in the Automation Studio I/O configuration is automatically multiplied by 8.



Information:

A setting <50 µs has a negative effect on the minimum X2X cycle time!

Data type	Values	Information
UINT	200 to 2047	System timer cycle time in steps of 1/8 µs (25 to 255.875 µs)

4.4.2 Offsetting the synchronization moment of the system cycle

Name:

CfO_SystemCycleOffset

"Cycle offset" in the Automation Studio I/O configuration.

The synchronization moment for the system cycle can be offset in steps of 1/8 µs in this register. The value entered in the Automation Studio I/O configuration is automatically multiplied by 8.

Data type	Values	Information
INT	-32768 to 32767	Cycle offset in steps of 1/8 µs (-4096 to 4095.875 µs)

4.4.3 Configuration of the cycle prescaler

Name:

CfO_SystemCyclePrescaler

"Cycle prescaler" in the Automation Studio I/O configuration.

The prescaler for setting the [prescaled system timer](#) can be configured in this register. The cycle time of the specified system timer is a product of the system timer multiple set in this register.

Data type	Values	Information
UINT	2 to 128	Multiple of the system timer

4.5 Physical I/O configuration

4.5.1 "CfO_PhyIOConfigCh" registers

Name:

CfO_PhyIOConfigCh01 to CfO_PhyIOConfigCh08

The physical I/O channels can each be configured individually in these registers.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	Push driver ¹⁾	0	Disabled
		1	Enabled
1	Pull driver ¹⁾	0	Disabled
		1	Enabled
2	Input inverted	0	Not inverted
		1	Inverse
3	Output inverted ¹⁾	0	Not inverted
		1	Inverse
4 - 7	Output function ¹⁾	0	Direct I/O
		1 to 15	Reserved

¹⁾ Only available for the I/O channels 3, 4, 7 and 8.

4.6 Direct I/O

"Direct I/O" makes it possible to use the physical I/Os like normal I/Os.

4.6.1 Direct operation of the output channel - Reset

Name:

CfO_DirectIOClearMask0_7

"Direct operation of output channel 03" to "Direct operation of output channel 08" in the Automation Studio I/O configuration.

If the bit for the respective channel is set in this register, then the output is reset as soon as its direct I/O output channel (register "[DigitalOutput](#)" on page 32 or "DigitalOutput0x" in the Automation Studio I/O mapping) is reset.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 1	Reserved	-	
2	Output channel 3	0	No change
		1	Reset channel
3	Output channel 4	0	No change
		1	Reset channel
4 - 5	Reserved	-	
6	Output channel 7	0	No change
		1	Reset channel
7	Output channel 8	0	No change
		1	Reset channel

4.6.2 Direct operation of the output channel - Set

Name:

CfO_DirectIOSetMask0_7

"Direct operation of output channel 03" to "Direct operation of output channel 08" in the Automation Studio I/O configuration.

If the bit for the respective channel is set in this register, then the output is set as soon as its direct I/O output channel (register "[DigitalOutput](#)" on page 32 or "DigitalOutput0x" in the Automation Studio I/O mapping) is set.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 1	Reserved	-	
2	Output channel 3	0	No change
		1	Set channel
3	Output channel 4	0	No change
		1	Set channel
4 - 5	Reserved	-	
6	Output channel 7	0	No change
		1	Set channel
7	Output channel 8	0	No change
		1	Set channel

4.6.3 Direct operation of the output channel - Moment of data output

Name:

CfO_OutputUpdateCycle

The moment when data is output is set with this register.

Data type	Values	Information
USINT	10	X2X cycle optimized (jitter-free)
	15	Fast reaction (with jitter)

Register description

4.6.4 Output state

Name:

DigitalOutput03 and DigitalOutput04, DigitalOutput07 and DigitalOutput08

This register contains the bits for controlling the direct I/O output channels. Depending on the configuration of registers ["CfO_DirectIOClearMask0_7" on page 31](#) and ["CfO_DirectIOSetMask0_7" on page 31](#), the digital outputs are set to the status of the respective bit in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 1	Reserved	-	
2	DigitalOutput03	0 or 1	Output state of channel 3
3	DigitalOutput04	0 or 1	Output state of channel 4
4 - 5	Reserved	-	
6	DigitalOutput07	0 or 1	Output state of channel 7
7	DigitalOutput08	0 or 1	Output state of channel 8

4.6.5 Input state

Name:

DigitalInput01 to DigitalInput08

The state of the digital input channels is contained in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	DigitalInput01	0 or 1	Input state of channel 1
...	
7	DigitalInput08	0 or 1	Input state of channel 8

4.7 Oversampled I/O

4.7.1 Configuration of the output control buffer

Name:

CfO_OversampleMode

"Output mode" in the Automation Studio I/O configuration

"Output control mode" in the Automation Studio I/O configuration

The output control buffer can be configured globally for all channels in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	Addressing the output control buffer "Output mode"	0	Absolute addressing of the output control buffer
		1	Relative addressing of the output control buffer
1	Cyclic output control "Output control mode"	0	Single - Output control buffer entry is marked invalid after execution.
		1	Continuous - Output control buffer entry is not changed.
2 - 7	Reserved	-	

4.7.2 Configuration of the source for the sample cycle

Name:

CfO_OversampleSampleCycleID

"Sample cycle" in the Automation Studio I/O configuration.

The source for the sample cycle is configured in this register. For details, see ["Reference cycle" on page 11](#).

Data type	Values	Information
USINT	2	System timer
	3	Prescaled system timer
	10	AOAI
	14	SOSI

4.7.3 Configuration of the source for the user interface reference cycle

Name:

CfO_OversampleRelativeCycleID

"Reference cycle" in the Automation Studio I/O configuration.

The source for the user interface reference cycle is configured in this register. For details, see ["Reference cycle" on page 11](#).

Data type	Values	Information
USINT	2	System timer
	3	Prescaled system timer
	10	AOAI
	14	SOSI

4.7.4 Defining the moment for copying the data to the output control buffer

Name:

CfO_OversampleConsumeCycleID

"Output copy cycle" in the Automation Studio I/O configuration.

At the time of the output copy cycle, data is copied from the ["OversampleOutput0NSample" on page 36](#) registers into the output control buffer. For details, see ["Oversampled I/O output data" on page 12](#).

Data type	Values	Information
USINT	10	X2X cycle optimized The output data is copied to the output control buffer with the AOAI interrupt of the X2X cycle.
	15	Fast reaction The output data is copied to the output control buffer immediately after being received.

4.7.5 Number of output bits to be transferred

Name:

CfO_OversampleOutputBits

"User interface size" in the Automation Studio I/O configuration.

Specifies how many bits are transferred from the ["OversampleOutput0NSample" on page 36](#) registers to the output control buffers at the [output copy cycle](#) moment.

Data type	Values	Information
USINT	1 to 64	Output bits

4.7.6 Number of input bits to be transferred

Name:

CfO_OversampleInputBits

"User interface size" in the Automation Studio I/O configuration.

Specifies how many bits are transferred from the input status buffer to the ["OversampleInput0NSample" on page 37](#) registers during [SI frame generation](#).

Data type	Values	Information
USINT	1 to 64	Input bits

4.7.7 Write area in the output control buffer

Name:

CfO_OversampleOutputWindow

"Output control mode" in the Automation Studio I/O configuration.

Defines the area in the output control buffer to which data is permitted to be written. The window is always shifted relative to the current sample position (e.g. a value of 128 means that the 128 bits following the current sample cycle can be written). [OutputCopyError](#) is triggered if an attempt is made to write output sample data to a location outside of this window.

In Automation Studio, the value for this register is set to 128 bits with "Output control mode = Single" and to 255 bits with "Output control mode = Continuous".

Data type	Values	Information
USINT	0 to 255	Output window

4.7.8 Defining the moment for referencing input data

Name:

CfO_OversampleInputWindow

"Input mode" in the Automation Studio I/O configuration.

The "oversample input window" defines when the input data is referenced. For details, see ["Defining the reference time point" on page 15](#).

In Automation Studio, the value for this register is set to 63 with "Input mode = Referenced values" and to 0 with "Input mode = Most recent values".

Data type	Values	Information
USINT	0 to 63	Input window

4.7.9 Assigning between the physical input channel and oversample I/O input

Name:

CfO_OversampleConfigInput

"Oversample I/O 01 → Input" to "Oversample I/O 04 input" in the Automation Studio I/O configuration.

Which physical input channel an oversample I/O input should be linked to is defined in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 3	Number of the physical input channel	0	Input channel 1
		..	
		7	Input channel 8
4 - 7	Reserved	-	

4.7.10 Configuring the outputs of the oversampling channels

Name:

CfO_OversampleConfigOutput

"Oversample I/O 01 → Output" to "Oversample I/O 04 → Output" in the Automation Studio I/O configuration

"Oversample I/O 01 → Output control" to "Oversample I/O 04 → Output control" in the Automation Studio I/O configuration

"Oversample I/O 01 → Output default value" to "Oversample I/O 04 → Output default value" in the Automation Studio I/O configuration

This register helps configure the outputs of the individual oversample channels.

The "Output default state" bits define which level the respective output takes on before oversampling is started. In addition, the output is set to the defined "Output default state" in the event of an error.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 3	Number of the physical output channel "Oversample I/O 0x → Output"	2	Output channel 3
		3	Output channel 4
		6	Output channel 7
		7	Output channel 8
4	Output: Clear "Oversample I/O 0x → Output control"	0	Output cannot be reset by the oversample channel.
		1	Output can be reset by the oversample channel.
5	Output: Set "Oversample I/O 0x → Output control"	0	Output cannot be set by the oversample channel.
		1	Output can be set by the oversample channel.
6	Default output state: Clear "Oversample I/O 0x → Output default value"	0	Output not cleared by default
		1	Output cleared by default
7	Default output state: Set "Oversample I/O 0x → Output default value"	0	Output not set by default
		1	Output set by default

4.7.11 Oversampling configuration

Name:

OversampleEnable

OversampleOutputValidate

The oversampling and copy process for the output buffer can be configured in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	OversampleEnable	0	Disables oversampling (with the next reference cycle)
		1	Enables oversampling (with the next reference cycle)
1	OversampleOutputValidate	0	Disable the copy procedure to the output control buffer.
		1	Enables the copy procedure to the output control buffer. <ul style="list-style-type: none"> Used to synchronize the oversampling procedure at startup. This makes it possible to prevent new data from being transferred to the "OversampleOutputONSample" on page 36 registers in each X2X cycle.
2 - 7	Reserved	-	

4.7.12 Address of the new output sampling data in the output control buffer

Name:

OversampleOutputCycle

When absolute addressing of the output control buffer is being used, this register specifies the address from which the new output sample data should be copied to the output control buffer.

Data type	Values	Information
USINT	0 to 255	Address of the output control buffer

4.7.13 Offset of new output sample data

Name:

OversampleSampleOffset

With relative addressing of the output control buffer, this register serves as an offset for the new output sample data (to the [reference cycle](#) Current sample address + Offset = Address to which the new output sample data is copied into the output control buffer).

Data type	Values	Information
USINT	0 to 255	Offset of output sample data

4.7.14 Oversample output sample data

Name:

OversampleOutput01Sample1_8 to OversampleOutput04Sample1_8

OversampleOutput01Sample9_16 to OversampleOutput04Sample9_16

OversampleOutput01Sample17_24 to OversampleOutput04Sample17_24

OversampleOutput01Sample25_32 to OversampleOutput04Sample25_32

OversampleOutput01Sample33_40 to OversampleOutput04Sample33_40

OversampleOutput01Sample41_48 to OversampleOutput04Sample41_48

OversampleOutput01Sample49_56 to OversampleOutput04Sample49_56

OversampleOutput01Sample57_64 to OversampleOutput04Sample57_64

Contains the oversample output sample data. For details, see ["Output data" on page 16](#).

Data type	Values	Information
USINT	0 to 255	Output sample data

4.7.15 X2X NetTime of the input data

Name:

OversampleInputTime

This register contains the 2 low-order bytes of the X2X NetTime from the moment at which the oversample input data was referenced. This provides an easy way to accurately calculate the moment of each individual input sample.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

Data type	Values	Information
INT	-32768 to 32767	X2X NetTime of the input data in microseconds

4.7.16 Input status buffer address of the input sample data

Name:

OversampleInputCycle

This register contains the input status buffer address of the input sample data.

In addition, the value in this register can be used to reference an absolute addressing of the output control buffer.

Data type	Values	Information
USINT	0 to 255	Input status buffer address

4.7.17 Input sample data

Name:

OversampleInput01Sample8_1 to OversampleInput04Sample8_1
 OversampleInput01Sample16_9 to OversampleInput04Sample16_9
 OversampleInput01Sample24_17 to OversampleInput04Sample24_17
 OversampleInput01Sample32_25 to OversampleInput04Sample32_25
 OversampleInput01Sample40_33 to OversampleInput04Sample40_33
 OversampleInput01Sample48_41 to OversampleInput04Sample48_41
 OversampleInput01Sample56_49 to OversampleInput04Sample56_49
 OversampleInput01Sample64_57 to OversampleInput04Sample64_57

The data of the 4 oversample input status buffers are copied to this register at the moment of [SI frame generation](#). For details, see ["Input data" on page 15](#).

Data type	Values	Information
USINT	0 to 255	Input sample data

4.8 Edge detection

The module's edge detection function allows edges to be measured with microsecond precision.

4.8.1 Configuring the source for the polling cycle

Name:

CfO_EdgeDetectPollCycleID

"Polling cycle" in the Automation Studio I/O configuration.

The source for the polling cycle can be configured in this register.



Information:

The polling cycle must be $\leq 255 \mu\text{s}$. If the configured cycle $> 255 \mu\text{s}$, [EdgeDetectError](#) occurs.

Data type	Values	Information
USINT	2	System timer
	3	Prescaled system timer

4.8.2 Edge detection mode

Name:

CfO_EdgeDetectEventEnable

"Edge detection mode" in the Automation Studio I/O configuration.

The bits in this register define on which edges of the individual input channels an interrupt should be triggered for edge detection.

In the Automation Studio I/O configuration, this register is initialized with 0x00000000 when "Edge detection mode = Polling" and with 0xFFFFFFFF when "Edge detection mode = Event-triggered".

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	Physical input 1	0	No interrupt triggered on falling edge
		1	Interrupt triggered on falling edge
...		...	
7	Physical input 8	0	No interrupt triggered on falling edge
		1	Interrupt triggered on falling edge
8 - 15	Reserved	-	
16	Physical input 1	0	No interrupt triggered on rising edge
		1	Interrupt triggered on rising edge
...		...	
23	Physical input 8	0	No interrupt triggered on rising edge
		1	Interrupt triggered on rising edge
24 - 31	Reserved	-	

4.8.3 Setting the time base, slave edge and master edge

Name:

CfO_EdgeDetectUnit01Mode to CfO_EdgeDetectUnit04Mode

"Time base" in the Automation Studio I/O configuration

"Slave edge" in the Automation Studio I/O configuration

"Master edge" in the Automation Studio I/O configuration

The time base and edge behavior are set in this register. For details about the time base, see ["Time base" on page 19](#).

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 1	"Time base"	0	Local time 1/8 μ s (Automation Studio: Local resolution 1/8 usec)
		1	Local time 1 μ s (Automation Studio: Local resolution 1 usec)
		2	NetTime 1/8 μ s (Automation Studio: Nettime resolution 1/8 usec)
		3	NetTime 1 μ s (Automation Studio: Nettime resolution 1 usec)
2 - 5	Reserved	-	
6	"Slave edge"	0	Disabled
		1	Enabled
7	"Master edge"	0	Disabled
		1	Enabled

4.8.4 "CfO_EdgeDetectUnitLeading" register

Name:

CfO_EdgeDetectUnit01Leading to CfO_EdgeDetectUnit04Leading

"Slave leading" in the Automation Studio I/O configuration.

This value determines from which position the slave time should be retrieved from the FIFO when a master edge occurs. This can be used to measure average periodic signals over multiple cycles.

Data type	Value	Information
USINT	0 to 15	Position in the slave edge FIFO

4.8.5 Source of the master edge per edge detection unit

Name:

CfO_EdgeDetectUnit01Master to CfO_EdgeDetectUnit04Master

"Master edge" in the Automation Studio I/O configuration.

The source of the master edge for the respective "edge detection unit" is defined in this register.

Data type	Values	Information
USINT	0	Rising edge on physical input 1

	7	Rising edge on physical input 8
	16	Falling edge on physical input 1

	23	Falling edge on physical input 8

4.8.6 Source of the slave edge per edge detection unit

Name:

CfO_EdgeDetectUnit01Slave to CfO_EdgeDetectUnit04Slave

"Slave edge" in the Automation Studio I/O configuration.

The source of the slave edge for the respective "edge detection unit" is defined in this register.

Data type	Values	Information
USINT	0	Rising edge on physical input 1

	7	Rising edge on physical input 8
	16	Falling edge on physical input 1

	23	Falling edge on physical input 8

4.8.7 "EdgeDetectSlavecount" register

Name:

EdgeDetect01Slavecount to EdgeDetect04Slavecount

Continuously counts the detected slave edges. The contents of this register are only updated on a master edge. This counter can detect if several slave edges occur before a master edge.

Data type	Values	Information
SINT	-128 to 127	Number of detected slave edges (8-bit)
INT	-32768 to 32767	Number of detected slave edges (16-bit)

4.8.8 "EdgeDetectDifference" register

Name:

EdgeDetect01Difference to EdgeDetect04Difference

Contains the time difference between a master edge and the last slave edge addressed via ["Slave leading"](#).

Data type	Value	Information
INT	-32,768 to 32,767	Time difference between master/slave edge (16-bit)
DINT	-2,147,483,648 to 2,147,483,647	Time difference between master/slave edge (32-bit)

4.8.9 Number of detected master edges

Name:

EdgeDetect01Mastercount to EdgeDetect04Mastercount

Detected master edges are counted in this register.

Data type	Values	Information
SINT	-128 to 127	Number of detected master edges (8-bit)
INT	-32768 to 32767	Number of detected master edges (16-bit)

4.8.10 NetTime when a master edge occurs

Name:

EdgeDetect01Mastertime to EdgeDetect04Mastertime

The exact NetTime is copied to this register when a master edge occurs.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

Data type	Values	Information
INT	-32768 to 32767	NetTime master edge in microseconds (16-bit)
DINT	-2,147,483,648 to 2,147,483,647	NetTime master edge in microseconds (32-bit)

4.8.11 "EdgeDetectSlavetime" register

Name:

EdgeDetect01Slavetime to EdgeDetect04Slavetime

When a master edge occurs, the exact NetTime of any slave edge that may have occurred prior to the master edge and addressed by ["Slave leading"](#) is copied to this register. Only one slave time per master edge can be retrieved from the "Slave leading FIFO buffer". The occurrence of several edges before a master edge can therefore only be detected by ["EdgeDetectSlavecount"](#).

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

Data type	Values	Information
INT	-32768 to 32767	NetTime slave edge in microseconds (16-bit)
DINT	-2,147,483,648 to 2,147,483,647	NetTime slave edge in microseconds (32-bit)

4.9 Edge generator

The edge generator is based on 4 units. The units are able to generate edges independently of the X2X cycle.

4.9.1 Defining the generation cycle

Name:

CfO_EdgeGenPollCycleEventID

"Generation cycle" in the Automation Studio I/O configuration.

Data type	Value	Information
USINT	2	System timer
	3	Prescaled system timer

4.9.2 Moment when output data is applied for edge generation

Name:

CfO_EdgeGenConsumeCycleEventID

This register determines when the output data for edge generation is applied within the X2X cycle.

Data type	Value	Information
USINT	10	"X2X cycle optimized" The data is force-applied between the periods ASYNC IN (AI) and ASYNC OUT (AO).
	15	"Fast reaction (with jitter)" The data is applied immediately after SYNC OUT (SO) processing.

4.9.3 Configuration of units

Name:

CfO_EdgeGenUnit01Mode to CfO_EdgeGenUnit04Mode

"Time base" in the Automation Studio I/O configuration

"Timestamp format" in the Automation Studio I/O configuration

"Offset format" in the Automation Studio I/O configuration

"Unit 01" to "Unit 04" in the Automation Studio I/O configuration

These registers contain the configuration bits for the respective units.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

For additional information, see ["Using timestamps" on page 21](#).

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	Resolution of the timestamp	0	1 µs
	"Time base" in the Automation Studio I/O configuration.	1	1/8 µs
1	Number of bits in the timestamp register	0	16-bit
	"Timestamp format" in the Automation Studio I/O configuration.	1	32-bit
2	Offset resolution	0	1 µs
	"Time base" in the Automation Studio I/O configuration.	1	1/8 µs
3	Number of bits in the offset register	0	16-bit
	"Offset format" in the Automation Studio I/O configuration.	1	32-bit
4	Time base	0	NetTime
	"Time base" in the Automation Studio I/O configuration.	1	Local time
5 - 6	Reserved	-	
7	Enable/disable units	0	Disabled
	"Unit 0x" in the Automation Studio I/O configuration.	1	Enabled

4.9.4 Number of timestamps for FIFO

Name:

CfO_EdgeGenUnit01TimestampFifoLim to CfO_EdgeGenUnit04TimestampFifoLim

These registers are used to define how many timestamps can be transferred to the buffer (FIFO) of a unit.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

For additional information, see ["Using timestamps" on page 21](#).

Data type	Value	Information
USINT	1 to 12	FIFO limit

4.9.5 Number of timestamps per X2X cycle

Name:

CfO_EdgeGenUnit01TimestampRegCount to CfO_EdgeGenUnit04TimestampRegCount

"Timestamp elements" in the Automation Studio I/O configuration.

This register determines how many timestamps can be transferred per X2X cycle.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

Data type	Value	Information
USINT	1 to 4	Number of timestamps per X2X cycle

4.9.6 Pickup difference to be regained for timestamps

Name:

CfO_EdgeGenUnit01PickupDiff to CfO_EdgeGenUnit04PickupDiff

These registers are used to define how far in the past timestamps are permitted to be so that they are still caught up.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

For additional information, see ["Using timestamps" on page 21](#).

In Automation Studio, if "Timestamp format = 16-bit" this register is initialized with 65535 (0xFFFF), and if "Timestamp format = 32-bit" it is initialized with 134,217,728 (0x8000000).

Data type	Value	Information
UDINT	0 to 65535	Difference to be regained in μ s when "Offset format = 16-bit"
	0 to 134,217,728	Difference to be regained in μ s when "Offset format = 32-bit"

Register description

4.9.7 "CfO_EdgeGenUnitConfigEdge" register

Name:

CfO_EdgeGenUnit01ConfigEdge to CfO_EdgeGenUnit04ConfigEdge

"Unit 01→ Edge" to "Unit 04→ Edge" in the Automation Studio I/O configuration.

"Unit 01→ Mode" to "Unit 04→ Mode" in the Automation Studio I/O configuration.

"Unit 01→ Offset" to "Unit 04→ Offset" in the Automation Studio I/O configuration.

"Unit 01→ Unit 01" to "Unit 04→ Unit 04" in the Automation Studio I/O configuration.

The properties of each of the 4 edges of a unit can be configured in this register.

Data type	Values
UINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 4	Physical edge "Unit 0x →Edge" in the Automation Studio I/O configuration.	2	Channel 3 rising edge
		3	Channel 4 rising edge
		6	Channel 7 rising edge
		7	Channel 8 rising edge
		18	Channel 3 falling edge
		19	Channel 4 falling edge
		22	Channel 7 falling edge
5 - 7	Reserved	23	Channel 8 falling edge
		-	
8 - 10	Timestamp of FIFO source "Unit 0x →Mode" in the Automation Studio I/O configuration.	0	User interface, absolute
		1 to 3	Reserved
		4	Edge 1, relative
		5	Edge 2, relative
		6	Edge 3, relative
		7	Edge 4, relative
11	Ring-shaped interlinking ¹⁾ Default in Automation Studio for "Edge 01 = 1", "Edge 02 = 0", "Edge 03 = 0", "Edge 04 = 0"	0	Disabled
		1	Enabled
12 -13	Offset register numbers "Unit 0x →Offset" in the Automation Studio I/O configuration.	0	Offset register 0
		1	Offset register 1
		2	Offset register 2
14	Reserved	3	Offset register 3
		-	
15	Switch edge on/off. "Unit 0x →Unit 0x" in the Automation Studio I/O configuration.	0	Disabled
		1	Enabled

1) For details, see ["Ring-shaped interlinking of edges" on page 21](#).

4.9.8 Enabling units

Name:

EdgeGen01Enable to EdgeGen04Enable

EdgeGen01EnableReadback to EdgeGen04EnableReadback

"Unit 01" to "Unit 04" in the Automation Studio I/O configuration

The different units of the edge generator can be enabled/disabled using this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	EdgeGen0NEnable EdgeGen0NEnableReadback	0	Disabled
		1	Enabled
1 - 7	Reserved	-	

4.9.9 Sequence number for generating switching edges

Name:

EdgeGen01Sequence to EdgeGen04Sequence

If new timestamp data should be applied to the module, then the sequence number must be increased by the number of timestamp elements to be applied. Data from [EdgeGenTimestamp](#) arrives in the FIFO buffer first; data from "EdgeGenTimestamp1" arrives last.

For additional information, see ["Using timestamps" on page 21](#).

Data type	Value	Information
SINT	-128 to 127	Sequence number for generating switching edges

4.9.10 Last sequence number applied by the module for edge generation.

Name:

EdgeGen01SequenceReadback to EdgeGen04SequenceReadback

The sequence number is read back in this register. Like register ["EdgeGenSequence" on page 43](#), this register is incremented if the specified [timestamps](#) can also be recorded by the module.

Data type	Value	Information
SINT	-128 to 127	Last sequence number accepted by the module for edge generation.

4.9.11 Offset formats

There are 3 parameters available in Automation Studio for setting the offset.

4.9.11.1 "EdgeGenOffset" register

Name:

EdgeGen01Offset1 to EdgeGen04Offset1

...

EdgeGen01Offset4 to EdgeGen04Offset4

"Offset 01 value" to "Offset 04 value" in the Automation Studio I/O configuration

The 4 offsets of an edge generator unit are written in this register. Depending on the configuration in register ["Edge generator unit mode" on page 40](#), the offset values are handled in μs or $1/8 \mu\text{s}$ steps.

For information regarding how to use the register and set the offset formats in Automation Studio, see ["Offset formats" on page 21](#).

Data type	Value	Information
UINT	0 to 65535	16-bit offset
UDINT	0 to 134217728	Offset when "Offset format = 32-bit" and "Time base" = $1 \mu\text{s}$
	0 to 1,073,741,824	Offset when "Offset format = 32-bit" and "Time base" = $1/8 \mu\text{s}$

4.9.11.2 "CfO_EdgeGenOffset_32bit" register

Name:

CfO_EdgeGen01Offset_32bit1 to CfO_EdgeGen04Offset_32bit1

...

CfO_EdgeGen01Offset_32bit4 to CfO_EdgeGen04Offset_32bit4

The 4 offsets of an edge generator unit can be written acyclically using these registers. Depending on the configuration in register ["Edge generator unit mode" on page 40](#), the offset values are handled in μs or $1/8 \mu\text{s}$ steps.

For information regarding how to use the register and set the offset formats in Automation Studio, see ["Offset formats" on page 21](#).

Data type	Value	Information
UDINT	0 to 134217728	Offset when "Offset format = 32-bit" and "Time base" = $1 \mu\text{s}$
	0 to 1,073,741,824	Offset when "Offset format = 32-bit" and "Time base" = $1/8 \mu\text{s}$

Register description

4.9.12 Timestamp registers

Name:

EdgeGen01Timestamp1 to EdgeGen04Timestamp1

...

EdgeGen01Timestamp4 to EdgeGen04Timestamp4

Register for the timestamps to which the edges to be generated are referenced.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 23](#).

For additional information, see ["Using timestamps" on page 21](#).

Data type	Values
INT	-32768 to 32767
DINT	-2147483648 to 2147483647

4.10 Error handling

4.10.1 Error state - Output data and edge detection

Name:

OutputControlError

OutputCopyError

EdgeDetectError

Data output errors and cycle time setting errors are indicated in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 3	Reserved	-	
4	OutputControlError	0	No error
		1	The module did not receive new data in time when "Output control mode = Single", meaning that a bit that has already been output would have been output again by the output control buffer.
5	OutputCopyError	0	No error
		1	Oversampling output data could not be copied to the output control buffer (attempted to write to an address outside the oversample output window , for example).
6	EdgeDetectError	0	No error
		1	Edge detection cycle time violation: "EdgeDetectPollCycle" must be $\leq 255 \mu\text{s}$. This error occurs if the cycle set in register "CfO_EdgeDetectPollCycleID" on page 37 is $> 255 \mu\text{s}$.
7	Reserved	-	

4.10.2 Error messages - Edge generator

Name:

EdgeGen01Error to EdgeGen04Error

EdgeGen01Warning to EdgeGen04Warning

This register indicates edge detection errors.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	EdgeGen01Error	0	No error
		1	Unit 1 error ¹⁾
1	EdgeGen01Warning	0	No error
		1	Unit 1 warning ²⁾
2	EdgeGen02Error	0	No error
		1	Unit 2 error ¹⁾
3	EdgeGen02Warning	0	No error
		1	Unit 2 warning ²⁾
4	EdgeGen03Error	0	No error
		1	Unit 3 error ¹⁾
5	EdgeGen03Warning	0	No error
		1	Unit 3 warning ²⁾
6	EdgeGen04Error	0	No error
		1	Unit 4 error ¹⁾
7	EdgeGen04Warning	0	No error
		1	Unit 4 warning ²⁾

1) Possible errors

- Due to "EdgeGenPollCycle", one or more timestamps from the edge generator of a unit were not able to be processed in time, and it was not possible to catch back up (see register "[CfO_EdgeGenUnitPickupDiff](#)" on page 41).
- A branched ring-shaped chain of edges in a unit is attempting to set the timestamp for an edge even though the FIFO buffer of the configured physical channel is already full (see register "[CfO_EdgeGenUnitConfigEdge](#)" on page 42 → Ring-shaped chain of edges).

- 2) Due to "EdgeGenPollCycle", one or more timestamps from the edge generator of a unit were not able to be processed in time, and it was possible to catch back up (see register "[CfO_EdgeGenUnitPickupDiff](#)" on page 41).

4.10.3 Acknowledging error messages - Output data and edge detection

Name:

QuitOutputControlError

QuitOutputCopyError

QuitEdgeDetectError

Error messages from register "[Error state - Output data and edge detection](#)" on page 44 can be acknowledged by setting the corresponding bits in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 3	Reserved	-	
4	QuitOutputControlError	0	No change
		1	Acknowledge error
5	QuitOutputCopyError	0	No change
		1	Acknowledge error
6	QuitEdgeDetectError	0	No change
		1	Acknowledge error
7	Reserved	-	

Register description

4.10.4 Acknowledge error messages - Edge generator

Name:

QuitEdgeGen01Error to QuitEdgeGen04Error

QuitEdgeGen01Warning to QuitEdgeGen04Warning

The error message from register "[Error messages - Edge generator](#)" on page 45 can be acknowledged in this register by setting the respective bit.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	QuitEdgeGen01Error	0	No change
		1	Acknowledge error
1	QuitEdgeGen01Warning	0	No change
		1	Acknowledge warning
2	QuitEdgeGen02Error	0	No change
		1	Acknowledge error
3	QuitEdgeGen02Warning	0	No change
		1	Acknowledge warning
4	QuitEdgeGen03Error	0	No change
		1	Acknowledge error
5	QuitEdgeGen03Warning	0	No change
		1	Acknowledge warning
6	QuitEdgeGen04Error	0	No change
		1	Acknowledge error
7	QuitEdgeGen04Warning	0	No change
		1	Acknowledge warning

4.11 Minimum X2X cycle time

The minimum X2X cycle time is strongly dependent on the configured functions and the resulting load on the module. Setting "Fast reaction" and a very short system cycle (<50 µs) generally have a negative effect on the minimum X2X cycle time. This can result in error behavior with short X2X cycle times.